

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/797,198	03/11/2004	Toshiyuki Koimori	SON-2950	4731		
23353	7590 10/19/2005	·	EXAM	EXAMINER		
10.12.21111	SHMAN & GRAUER PI	NGUYEN	NGUYEN, HIEU P			
LION BUILI	DING TREET N.W., SUITE 501	ART UNIT	PAPER NUMBER			
	ON, DC 20036	2817				
			DATE MAILED: 10/19/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

				,	N			
		Application	ı No.	Applicant(s)	<i>"</i>			
		10/797,198	;	KOIMORI ET AL.				
Office Action Summary		Examiner	 	Art Unit				
		Hieu Nguye		2817				
	- The MAILING DATE of this communic	ation appears on the	cover sheet with th	ne correspondence addres	s			
Period fo		D DEDLY IO OFT TO	NEVELE M	IONTU(C) OD TUIDTV (3	(n) DAVS			
WHIC - Exten after: - If NO - Failui Any r	DRTENED STATUTORY PERIOD FO HEVER IS LONGER, FROM THE MA sisons of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this commur period for reply is specified above, the maximum stature to reply within the set or extended period for reply wieply received by the Office later than three months after digital patent term adjustment. See 37 CFR 1.704(b).	ILING DATE OF THI 37 CFR 1.136(a). In no even nication. utory period will apply and will by statute, cause the applic	S COMMUNICAT It, however, may a reply be expire SIX (6) MONTHS to sation to become ABANDO	ION. e timely filed from the mailing date of this commu ONED (35 U.S.C. § 133).				
Status	· •							
1) 🛛	Responsive to communication(s) filed	on <u>11 March 2004</u> .						
	•	o) This action is no	n-final.					
3)□	Since this application is in condition for				rits is			
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
4)⊠	Claim(s) 1-6 is/are pending in the app	olication.		•				
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.								
6)⊠	Claim(s) 1-6 is/are rejected.							
7)	7) Claim(s) is/are objected to.							
8)	Claim(s) are subject to restricti	ion and/or election re	quirement.					
Applicati	on Papers							
9)	The specification is objected to by the	Examiner.						
•	The drawing(s) filed on is/are:	a) accepted or b)	objected to by t	he Examiner.				
,	Applicant may not request that any object							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority :	under 35 U.S.C. § 119	•						
	Acknowledgment is made of a claim for	or foreign priority und	ier 35 U.S.C. § 11	9(a)-(d) or (f).				
a) All b) Some * c) None of:								
	1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.								
Attachmer			4) Distancian Sum	mary (PTO-413)				
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PT	TO-948)	Paper No(s)/M	ail Date				
3) 🔯 Infor	mation Disclosure Statement(s) (PTO-1449 or F	PTO/SB/08)		mal Patent Application (PTO-15	2)			
Pape	er No(s)/Mail Date <u>09/28/05</u> .		6) Other:					

Art Unit: 2817

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inokuchi (US 6087888) in view of Ariyoshi (US 5659264).

Regarding claim 1, Fig. 4 of Inokuchi shows a power amplifier comprising: a field effect transistor (see Q1), a bias voltage supply terminal supplied with a positive bias voltage (see Vg1, col. 5, lines 46-51), a reference potential (see Vg2), a first resistance element (see R2), and a second resistance element (see R3). A first terminal of the first resistance element and a first terminal of the second resistance element are connected and the connection point of the first terminal of the first resistance element and the first terminal of the second resistance element and the first terminal of the second resistance element is connected to a gate terminal (G1) of the field effect transistor, a second terminal of the first resistance element is connected to the bias voltage supply terminal, a second terminal of the second resistance element is connected to the reference potential; and the field effect transistor and the first

Art Unit: 2817

resistance element are semiconductor devices formed on the same semiconductor substrate as mentioned in col. 12, lines 6-9.

Inokuchi fails to disclose "a second resistance element with a temperature coefficient smaller than that of the first resistance element". However, Ariyoshi discloses [column 5, lines 33-46; Fig. 1] a reference voltage circuit constituted by a voltage follower wherein a divided voltage 9 (ND1) established by resistors r1 (first resistance element), R6 and R5 (second resistance element) with temperature coefficient smaller than that of the first resistance element in the case where the temperature drift in the output voltage of the amplifier circuit has a positive coefficient.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of into the circuit of Inokuchi by having second resistance element with a temperature coefficient smaller than that of the first resistance element. The ordinary artisan would have been motivated to modify in the manner set forth above for at least the purpose of controlling the temperature drift.

Claims 2,4 and 6 rejected under 35 U.S.C. 103(a) as being unpatentable over Inokuchi and Ariyoshi as applied to claim 1, 3 and 5 above or below, and further in view of Abe (US 6239625).

Regarding claims 2,4 and 6, Inokuchi and Ariyoshi disclose everything as applied to claim 1, 3 and 5 except for "a resistance value of the second (or third) resistance element is variable". However Abe discloses [see Fig. 7, col. 6, lines 41-62] a power amplifier wherein the resistance values of the first or/and second resistance element(s) is/are variable.

Art Unit: 2817

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Abe into the circuit of Inokuchi and Ariyoshi by having variable bias resistor(s). The ordinary artisan would have been motivated to modify Inokuchi and Ariyoshi in the manner set forth for at least the purpose of controlling the gate bias voltage produced in accordance with the variations of the pinchoff voltage of the transistor as mentioned by Abe in col. 6 lines 55-62.

Regarding claim 3, Fig. 4 of Inokuchi shows a power amplifier comprising: a field effect transistor (Q1), a positive bias voltage supply terminal supplied with a positive bias voltage (Vg1), a reference potential (Vg2), a first resistance element (R2), a second resistance element (R3), and a third resistance element (R4) where in a first terminal of the first resistance element and a first terminal of the second resistance element are connected and the connection point of the first terminal of the first resistance element and the first terminal of the second resistance element is connected to a gate terminal of the field effect transistor, a second terminal of the second resistance element is connected to a first terminal of the third resistance element, a second terminal of the first resistance element is connected to the bias voltage supply terminal (Vg1), a second terminal of the third resistance element is connected to the reference potential (Vg2), and; and the field effect transistor and the first resistance element are semiconductor devices formed on the same semiconductor substrate as mentioned in col. 12, lines 6-9.

Inokuchi shows aspects of the instant invention except: " a third resistance element with a temperature coefficient smaller than those of the first resistance element and the second resistance element". However, Ariyoshi discloses [column 5, lines 33-

Art Unit: 2817

46 and col. 3, lines 47- 49; Fig. 7] a reference voltage circuit constituted by a voltage follower wherein a third resistance element (r1) with a temperature coefficient smaller than those of the first resistance element (R5), and the second resistance element (R6) in the case where the temperature drift in the output voltage of the amplifier circuit has a positive coefficient, a second terminal of the second resistance element is connected to the first terminal of the third resistance element, a second terminal of the third resistance element is connected to the reference voltage, and the field effect transistor.

It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Ariyoshi into the circuit of Inokuchi by having a variable second resistance element. The ordinary artisan would have been motivated to modify in the manner set forth above for at least the purpose of controlling the temperature drift.

Regarding claim 5, Fig. 4 of Inokuchi shows a power amplifier comprising: a field effect transistor (Q1), a bias voltage supply terminal supplied with a bias voltage (Vg1), a reference potential (Vg2), a first resistance element (R1), a second resistance element (R2), a third resistance element (R3), wherein a first terminal of the first resistance element and a first terminal of the second resistance element are connected, a second terminal of the second resistance element and a first terminal of the third resistance element are connected, a connection point of the second terminal of the second resistance element is connected to the gate terminal of the field effect transistor, a second terminal of the first resistance element is connected to the bias voltage supply terminal, a second terminal

Art Unit: 2817

of the third resistance element is connected to the reference potential, and the field effect transistor and the first resistance element are semiconductor devices formed on the same semiconductor substrate as mentioned in col. 12, lines 6-9.

Maruyama shows most aspect of the instant invention except "a second resistance with a temperature coefficient smaller than that of the first resistance element, and a third resistance element with a temperature coefficient smaller than that of the first resistance element, wherein a second terminal of the second resistance element and a first terminal of the third resistance element are connected, a connection point of those terminals is connected to a gate terminal of the field effect transistor".

However, Ariyoshi discloses [column 5, lines 33-46 and col. 3, lines 47-49; Fig. 8] a reference voltage circuit constituted by a voltage follower wherein a first resistance element (r1), a second resistance (R5) with a temperature coefficient smaller than that of the first resistance element, and a third resistance element (R6) with a temperature coefficient smaller than that of the first resistance element in the case where the temperature drift in the output voltage of the amplifier circuit has a positive coefficient, wherein a second resistance element and a first terminal of the third resistance element are connected, a connection point of those terminals is connected to a gate terminal of the field effect transistor.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of into the circuit of Inokuchi by having second resistance element with a temperature coefficient smaller than that of the first

Art Unit: 2817

resistance element. The ordinary artisan would have been motivated to modify in the manner set forth above for at least the purpose of controlling the temperature drift.

Response to Arguments

Applicant's arguments with respect to claims 1-6 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this 5nal action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TW0 MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2817

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hieu Nguyen whose telephone number is 571-272-0218. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on 571-272-1769. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hieu Nguyen AU: 2817

hn